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Protecting N-Channel Output Transistors From ESO Damage 
Mark Steven Strauss 
AT&T Bell Laboratories 
Allentown, Pennsylvania 18103 
ABSTRACT 
The advancement of Complementary Metal Oxide Semiconductor (CMOS) technology 
has led to the use of Lightly Doped Drain (LDD) and metal clad, or silicided 
ga_te/source/drain processes. There has been a marked decrease in the Electrostatic 
Discharge (ESD) withstand threshold of these advanced processed Integrated Circuits 
(ICs), specifically on the Output (Oj and input/output (1/0) pins. Damage from 1000 to 
2000 volt Human Body Model (HBM) ESP events tend to occur in the drain of the N-
channel output pull-down transistor and not in the protection circuit. On the other hand, 
the protection circuit on input pins (i.e. IC pins which do not have output transistors 
c0IU1ected to them) is damaged at ESD withstand threshold levels of 2: 3500 volts. On 
the O and 1/0 pins, the parasitic lateral NPN bipolar structures of the output pull-down 
transistor and the protection circuit compete to discharge the ESD current. This study 
shows I ) that the base widths of these parallel structures· are critical factors in 
detennining the current discharge path during the ESD event lllld 2) that the ESD 
withstand threshold can be increased by~ 2000V if the failure site is switched from the 
output transistor drain to the protection circuit. 
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Protecting N-Channel Output Transistors From ESD Dan1age 
Mark Steven Strauss 
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Allentown, Pennsylvania 18103 
ABSTRACT 
The advancement of Complementary Metal Oxide Semiconductor (CMOS) technology has led to the use of Lightly Doped Drain (LDD) and metal clad or silicided gate/source/drain processes. There has been a marked decrease in the Electrostatic Discharge (ESD) withstand threshold of these advanced processed Integrated Circuits (ICs), specifically on the output (0) and input/output (1/0) pins. Damage. fron:i I 000 to 2000 volt Human Body Model (HBM) ESD events tend to occur in the drain of the N-channel output pull-down transistor and not in the protection circuit. On the other hand, the protection circuit on ipput pins (i.e. IC pins which do not have output tramistors connected to them) is damaged at ESD withstand threshold levels of 2 3500 volts. On the O and l/0 pins, the parasitic lateral NPN bipolar structures of lhe output pull-down transistor and the protection circuit compete to discharge the ESD current. This study shows l) that the base widths of these parallel structures are critical factors in determining the current. discharge path during the ESD event and 2) that the ESD withstand threshold can be increased by ~ 2000V if the failure site is switched from the output transistor drain to the protection circuit. 
1. INTRODUCTION 
Electrostatic Discharge (ESD) can wreak havoc in the electronics industry. Inte·grated 
Circ·uits (ICs ), ·especially NMOS and CMOS, are highly vulnerable to damage from ESD 
events. As IC process technologies push toward higher levels of integration by 
decreasing oxide thicknesses and reducing junction depths, the inherent ESD 
susceptibility of the ICs increases. Duvvury et. al.llJ has shown that the submicron 
technologies, using Lightly Doped Drain (LDD) and TiSi2 clad gate/source/drain processes, have experienced a reduction in the ESD thresholds of output (0) and 
input/output (1/0) pins. 
In most cases, a person's touch sensitivity threshold to ESD events ( - 3000 volts) is 
well above the level necessary to cause pennanent damage to ICs. Proper precautions, 
such as grounding, must be strictly enforced for anyone or anything that handles the ICs. 
In spite of these precautions, the ICs must be designed with adequate protection circuitry. 
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A m1nunum desirable Eso· level, or target threshold, would be the human touch 
sensitivity threshold. 
2. BACKGROUND 
2.1 Human Body ESD Model and Test Specification 
Speakman[ZJ modeled the effect of a statically charged person discharging an ESD 
current pulse through an IC to ground (see Figure 1) with the human body modeled as a 
series resistor-capacitor (RC) network and the IC as a series diode-resistor network. His 
model assumed that the ESD current was discharged from the human body capac.itor 
through the human body resistance, then next through a single junction and resistor in 
the IC, and finally to ground through some external contact resistance. By ignoring 
junction and parasitic capacitances, Speakman kept the model simple and easily 
understandable. 
The Human Body Model (HBM) ESD current pulse d_epends on both human body 
factors and IC parameters. Simulation of this event would require a 3-dimens"ional 
circuit simulator which simulates heat flow in addition to node currents and voltages. 
The human body RC factors depend on such things as relative humidity, body shape, and 
the type (and condition) of the shoe soles. An IC is, of course, more complicated than the 
series resistor/diode scheme.· in· Speakman' s model. Its parameters depend on the process 
technology, protection circuit layout, and internal chip circuitry. 
Most IC suppliers and users follow the MIL-SPEC HBM ESD test specification. This 
specification calls for an RC stressing circuit of 15000 and 100 picofarads, testing of 
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explicit pin combinations, and stressing at particular voltage levels. The pin stressing is 
designed such the IC pins are stress.ed,- individually, with respect to a group of pins h~ld 
at ground. For example, the pin combinations called for in AT &T's HBM ESD 
specification are 1) each input to all outputs, 2) each output to all inputs, 3) each input or 
output to all power supplies, and 4) each power supply to all· different power supplies. 
I/0 pins are considered to be O pins. The positive and negative polarit_y stressing 
voltages called for in AT&T's specification are lOOV, 200V, 500V, 2000V, and 4000V. 
Many ,IC customers· are asking for products with a minimum ESD 'pass' voltage of 
2000V. The MIL-SPEC, or any other, HBM ESD specification is·not designed to model 
either the innumerable human body RC values or all of the potential stress combination·s 
for a device. They are designed to provid_e l} a methodology for determining the ESD 
threshold for semiconductor devices and 2) a means for classifying the devices according 
to a last 'pass' voltage. 
2.2 I/0 Protection Circuits 
ICs receive the majority -of human and/or machine handling during the period 
between package assembly and circuit board assembly. The probability of being exposed 
to an ESD ev~nt is highest during this period. As such, ESD protection circuits are 
normally included on ·each pin of an IC, or chip. The function of an ESD protection 
circuit is to effectiv~ly steer the ESD current to ground before the int.emal chip circuitry 
sustains any damage. The higher the level of protection, the less prone a chip will be to 
damage from improper handling. 
Figure 2 is a schematic diagram of a typical 1/0 pin on the CMOS IC studied in this 
experiment. One can see the main protection circuit, output transistors, input protection 
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circuitry, and input buffer. The main protection circuit consists of a lateral NPN and a 
verti.cal PNP structure. In this designf a metal gate is useC, .to form a thick-oxide 
transistor (metal gated diode) in parallel with the NPN structure. A fully NMOS output 
scheme was used, as shown by the N-~hannel pull-up (source connected .to the 1/0) and 
N-channel pull-down (source connected to VSS) transistors. This- design also uses a 
current limiting resistor series connected between the 1/0 pad and output transistors. The 
value of resistance is kept low so as to minimize the· impact on output levels, drive 
capability, and RC delay.. Additional protection circuitry is placed between the main 
protection circu·it and the input buffer to protect the input buffer. The additional 
protection circuitry consists of two resistors, series connected between the 1/0 pad and 
input buffer, an N+/P-well diode, and a vertical PNP transistor. The N+/P-weli diode and 
vertical PNP transistor, placed between the resistors, are smaller than the structures in the 
main protection circuit. 
A cross sectional view of the J/0 main protection circuit and the N-channel output 
pull-down transistor is given in Figure 3. The output pull-down transistor and the main 
protection circuit are supposed to provide lateral· bipolar NPN and NMOS transistor 
action during positive HBM ESD event. The lateral NPN (collector/base/emitter) 
structures are fonned between the 1/0 (N+ drain), VSS (P-well), and VSS (N+ source), 
respectively. Note the base (VSS) contacts for the NPN structures are made vertically to 
the substrate, or back, of the chip, as well as, laterally to the top of the chip at the P-well 
contacts. The main· protection circuit also supplies vertical bipolar PNP action during an 
ESD event. In the vertical PNP structure, the collector (P+ drain) is tied to the 1/0 pad, 
base (N-well) to VCC, and emitter (P-substrate) to VSS . 
.... 5_ 
The base width for the main protection circuit NPN structure is the field-oxide width 
minus twice the lateral source/drain diffusion. The base width of the NMOS output 
transistor lateral NPN structure is the coded ( drawn) gate length minus twice the lateral 
source/drain diffusion. In any given technology, the minimum allowed coded gate length 
is usually narrower than the minimum allowed field-oxide width (or active area to active 
area space). Output transistors are usualty designed with minimum gate lengths, 
therefore, the. lateral base· width of the NMOS output transistor is usually narrower than 
the base width in the main protection circuit NPN structure. The terms 'base width' and 
'chann~l length' are used interchangeably in this document. and they both refer to the 
spacing between the N+ source and drain regions in either the main protection circuit or 
the output transistor. 
2.3 Functionality of the 1/0 Protection Circuit 
Refer to Figure 3 for the following functional description of the protection circuit 
during a worst case event, a positive HBM ESD event. C·hen et. al.[ 31 has shown that 
during the early phase of the positive HBM ESD event, the vertical PNP structure acts as 
a current discharge path between the 1/0 pad and the substrate (VSS). Krieger[41 had 
discussed a charging of the VCC to substrate (VSS) capacitance during the ESD event 
This charging phenomenon is initiated when the vertical .PNP collector;.base junction 
enters forward bias shortly after the. onset of the positive HBM ESD event. The capacitor 
absorbs energy until the 1/0 pad voltage is clamped by a lateral NPN structure. The 
MOS snapback voltage level discussed by Ochoa Jr. et. a1.C5l is the-voltage level to which 
the 1/0 pad is clamped. It will be shown in this work, that the ESD withstand threshold 
is a function of which one of the two parallel NPN structures tied to the_ 1/0 paq (the 
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Ol:ltput pull '"down transistor or the protection c_ircuit NPN structure) enters into this 
snapback mode. 
Refer to Fig·ure 4 for the following MOS snapbackl51 discussion. When the l/0 pa.d 
potential reaches the collector/base (N+/P-well) avalanche breakdown voltage, hole 
current is injected into the P-well along the full perimeter of the collector. This current is 
collected at the VSS contacts both vertically in the substrate, qr back contact, and 
laterally in the P-well contact. The hole current, flowing towards the P-well -contact, 
produces a voltage drop in the base· region. When the emitter/base (N+/P-well) junction 
becomes forward biased, electron current is injected from the emitter and lateral NPN 
bipolar action occurs. 
The electron current, adding to the avalanche current, undergoes impact ionization 
and reduce.s the collector (drain) voltage to a level below the avalanche breakdown 
voltage. The impact ionization, which occurs in the collector/base depletion region 
facing the emitter, causes ~ increase in carrier levels along that perimeter. s·ince 
avalanche breakdown is dependent on carrier concentration, this phenomenon in effect, 
reduces the avalanche breakdown voltage level of the N+/P-well (collector/base) junction 
along that perimeter. 
When the drain potential is reduced below the 'normal' avalanche breakdown voltage 
level, hole injection from the cdllector edge not facing the emitter stops. Hole injection 
continues along the collector edge which has the reduced avalanche breakdown voltage· 
level. Electron injection from the emitter and hole injection from the collector are 
focused along the edges of those regions which face each other. The collector, or 1/0 pin, 
1 is clamped at the reduced avalanche breakdown voltage and the rest of the ESD current is 
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.dissipated by this NPN structure. 
2.4 Protection Circuits - Design and Processing Constraints 
The constraints imposed on the protection circuit designer by the chip designer are 
that area, capacitance, and resistance should be minimized. Since ICs are built on the 
surface of wafers; the maximum number of chip sites depends on both the wafer surface 
area and the chip area. The wafer area is fixed by the fabrication equipment in the 
process line. Many factors, such as the techriologies' minimum .feature and antifeature 
sizes (which play ·a role in how close transistors can be built to ~ach other), and the logic 
function of the IC (which determines the number of transistors on a chip), affect the chip 
area. Wasting IC real estate may increase the chip area and, as. such, reduce the 
maximum num_ber of possible chip sites on a given wafer. A maximum capacitance limit 
is usually set for ICs, since ICs are driven by other ICs at 'the board level and the driving 
I Cs must not get loaded down by the receiving I Cs. Fin.ally, internal delays, for ESD 
protection, along an input or output path become an issue with high speed devices since 
these delays reduce the maximum frequency that the IC can operate at 
The use of metal clad, or silicided, gate/source/drain regions imposed a new 
constraint on the protection circuit designer because of th_e low ·, sheet resistivity' 
( dimensioned in units of n / o or ohms per square) obtained in this technology as 
compared to a. non~silicided source/drain technology. Chenl61 showed that the 
source/drain resistance acts as a ballast resistor in the output transistor drains. From a 
resistance point of view, a 5µm drain contact to gate spacing in a non-silicided 
source/drain process (N+ S/D resistivity of 250 / D) effectively becomes a 0.5µm space 
in a TiSi2 clad gate/source/drain process (N+ S/D resistivity of 2.50 / D). Input resistors, 
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between the 1/0 pad and input buffer gates, protect the input buffe.r gate.;.oxides by 
providing a high impedance path which effectively steers the ESD current to the 
protection circuit. A 200n input protection resistor, previously made from fouto's (Sµm 
wide x 20µm long) of polysilicon (50Q / o) is now made with 80 o's (5µm wide x 
400µm long) of TiSi
2 (2.5Q./ D). N-well resistors are not attractive since the resistance is 
hoth in the thousands of n / o regime and highly temperature dependent. 
Thinner gate oxides and shallower junctions allow for smaller transistor geometries. 
·HoweveT, since the thinner gate oxides and shallower junctions are harder to protect, the 
protection circuits have not scaleq down. The thinner gate oxides and shallower 
junctions also create higher capacitance values· for a given protection circuit layout. All 
of this makes the protection circuit designer's job much more difficult. 
2.5 ESD Thresholds of Submicron Technology ICs 
Initially, the quoted ESD threshold of an IC was usually the ESD failure threshold, 
that is, the voltage t_o which an IC must be stressed such that the damage created prevents 
the IC from fully meeting data sheet specifications. Although this may be an interesting 
number, it gives little information on how vulnerable an IC is to an E_SD event. In the 
past few years a more sensible term, the ESD withstand thresho(d, has been put into u~e. 
The »1ithstand threshold is the highest voltage to which an IC can be stres_sed and ·still 
fully meet the data sheet specifications. Th.is number puts an upper bound on how 
sensitive an IC is to ESD events. 
In many cases, HBM ESD stressing of submicron technology ICs has resulted in 
withstand thresholds between 1 OOOV and 2000V. The I/Os are the weakest pins and the 
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damage occurs in the drain of the N-channel output pull-down transistor. This further 
substantiates observations by Duvvury and Rountree. (7] The l OOOV to 2000V thresholds 
are sufficient for some·, but not all, IC customers. Therefore, higher ESD withstand 
thresholds are a goal. 
3. PROJECT IDENTIFICATION 
When a technology is being developed, the initial lot starts are usually made up of 
wafers which contain technology· development chips or test chips which ·often inclu·de 
protection circuit experiments. As the tec}:mology matures, the technology development 
chip is phased out as product ICs are phased in. Many of the parametric characterization 
structures, from the technology development chip, are included in the streets, or grids, of 
the produ~t codes. It is not feasible to put protection circuit experiments in the grids. 
Also, ESD thresholds are dependent on parameters, such as VCC to VSS capacitance. [41 
As such, protection circuit experimentation. is carried out on product chips. 
Experimentation is carried out by generating reticles which vary the protection circuit 
layout, and then printing these reticles on a subset of wafers in a given wafer lot. ICs 
froin both sets of wafers are packaged and ESD threshold comparisons are made between 
the experiments and standard product. 
The ESD _withstand threshold of I pins has been observed to be above that of the 
target tl).resho.ld. The difference between these pins and O or 1/0 pins is that the ESD 
~ens.itive output transistors, are not included on input pins. This suggests that the input 
pin's main- protection circuit NPN structure discharges most of the ESD current. If the 0 
or 1/0 pins were designed such that the main protection circuit NPN structure were to. 
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discharge most of the ESD current, then the ESD withstand threshold should be ·above 
the target value. ·The goal of this project was to increase the ESD withstand threshold of 
0 and/or 1/0 pins by switching the failure site from the N-channel output pult-down 
transistor to the mcµn protection circuit NPN structure. As mentioned in· section 2.2, one 
difference. between these structures is in the base width of the NPN structures. The effect 
that the base widths of the two parallel NPN structures hav~ on ESD ·withstand thresholds 
is the focu·s of this thesis. 
4. CHANNEL LENGTH EXPERIMENT 
Previous ESD studies in channel length variations had been focused on the prqtection 
circuit NPN structure. Palella and Domingos181 designed a test chip with many different 
experiments. In ·particular, they show~d that the ESDfailure threshold of the protection 
circuit decreases (slightly) with an increasing NPN protection circuit channel length in 
the range of 2µm to 7µm. On the other hand, DeChiaro et. a1.l9J showed an increase in 
HBM ESD failure threshold with protection circuit channel length in the lµm to 3µm 
r~ge. The studies conducted by both Palella and Domingos [SJ and DeChiaro et. al. l9J 
in:volved ICs fabricated with NMOS processes using non-silicided source/drain regions. 
Wilson et. al.[IOJ experimented with protection circuit chann~l lengths of lµm through 
5µm (in lµm steps), 8µm, 15µm, and 20µin on NMOS ICs- processed with silicided 
gate/source/drain regions. They showed the maximum ESD failure threshold occurs 
when the main protection circuit NPN channel length is in the 3µm to 5µm range. An 
important point is that the protection circuit NPN structure and not the two parallel NPN 
structures were considered in these experiments. 
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There have also been studies surrounding the effect of output transistor channel 
length variations on ESD failure thresholds. Chen l6l showed that the ESD pass voltage 
of N-channel outpui transistors, processed with LOO and silicided gate/source/drain 
regions, increased with decreasing channel length for transistors with 1.0µm and 1.5µm 
coded channel lengths. Daniel and Kriegerll IJ observed that the ESD failure threshold of 
output transistors with channel lengths of l.4µm, 2.0µm, and 2.4µm decreased slightly 
with. increasing channel length. Their transistors were also processed with LDD and 
silicided gate/source/drain regions. As far as the author can tell, the output transistor 
NPN structure and again not the two parallel NPN structures were considered in these 
experiments. 
·This work takes both NPN structures into account and focuses on varying the output 
transistor channel length while maintaining a constant channel length in the m.ain 
protection c~cuit. The hypothesis is that the two parallel NPN structures compete to 
discharge the ESD current and the 'winner' discharges the most current. Presently, the 
N ..,channel output transistor 'wins out' by going into a bipolar snapback mode before the 
_protection circuit NPN structure and therefore, shuts off the protection circuit. With the 
protection circuit off, the N-channel output transistor discharges the rest of the ESD 
current. 
This experiment was focused on designing the N-channel output transistor such that 
its bipo_lar snapback thresl)old would be higher than that in the protection circuit NPN 
structure. If this was possible, then the ·protection circuit NPN structure should go into a 
bipolar snapback mode first, shut off the N-.channel output transistor, and discharge most 
of the ESD current. The ESD withstand threshold of the 1/0 pins would then be 
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comparable to that of I pins (i.e. higher than the target threshold). 
A submicron CMOS product code with eight 1/0 pins was selected for the 
experiment. This particular product code used a 0.9µm coded gate length in the output 
transistors and 2.0µm base width in the main prote~tion circuit NPN structure. An 
experimental reticle (gate level) was made where the output transistor channel lengths 
were varied from 0.9µm to 2.3µm, incrementing in 0.2µm steps, on l/00 through I/07, 
respectively.. Since a gate· level reticle was the only experimental reticle used, the main 
protectioti circuit NPN structure base width remained constant at 2.0µm. 
5. HBM ESD STRESSING 
A wafer lot was targeted for the experiment .and when the lot reached gate level, the 
experimental reticle was printeq on five wafers. These wafers -were then processed with 
the rest of the lot. Functional chips from three of the wafers were packaged in 24-pin 
ceramic packages using an epoxy die-attach and a non-hermetic lid seal. 
The HBM ESD stressing was performed on an IMCS 5000 HBM ESD simulator. 
The simulator was programmed to make pre and post stress leakage measurements; 
·These leakage measurements were made with the IC powered up and the outputs in the 
high impedance state. This ·turns out to be very important in that subtle leakages in the 
N .:.channel output transistor are masked by the vertical PNP structure when the IC is not 
powered up. 
A sample of 48 devices was used in this experiment. Each 1/0 pin was stressed three 
times, with respect to the VSS pin, at a given voltage level. Starting at l 000 volts, the 
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pins were step stressed in 250 volt increments until failure occurred. The failure criterion 
was set at > lOOnA leakage @V
110=5.0 volts with the IC biased at VCC=5.0 volts. 
Failing pins received no further stressing. 
6. HBM ESD WITHSTAND THRESHOLD RESULTS 
Figure 5 is a barchart representation of the Number of Occurrences vs .. HB·M ESD 
Withstand Threshold for the 1/0 pins with coded channel len_gths in the 0.9µm to l .5µm 
range and a main protection circuit NPN base width of 2.0µm. From the data for this 
range of channel lengths, it can be concluded that the HBM ESD withstand threshold is 
not a function of output transistor channel length. Although statistically insignificant, 
there is a small percentage of the devices which withstand a higher ESD stress level at 
l.Sµm than at the narrower channel lengths. 
Figure 6 is a barchart representation of the Number of Occurrenc~s vs. HBM ESD 
Withstand Threshold for the 1/0 pins with coded channel lengths in the 1. 7µm to 2.3µm 
range and a main protection circuit NPN base width of 2.0µm. The data clearly shows 
that the ESD withstand threshold increases with increasing output transistor channel 
length. The data has a bimodal distribution and, as the channel length increases, there is 
a transition from a lower thr~shold distribution to a higher threshold distribution. 
The two distributions may be explained by recalling .the hypothesis that two parallel 
structures, the output transistor and main protection circuit NPN structures, compete to 
discharge the ESD current. When the output transistor 'wins out', the ESD withstand 
·threshold is in 1000 volt to 2000 volt range (i.e. no different than the levels presently 
found on O and 1/0 pins). When the protection circuit 'wins out', the ESD withstand 
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threshold lies in the 3250 volt to 4750 volt range. Failure mode analysis (FMA) was 
necessary to prove this explanation. 
7. FAILURE MODE ANALYSIS 
Good IC FMA practice includes gathering as much information as possible, first 
through electrical analysis, and then through physical analysis (i.e. chemical etch-back of 
the IC layers). Previous experience has proven that the most efficient way to do FMA is 
to use a curve tracer to measure and a laser to isolate the location of a defect and then use 
chemical etch-back techniques to decorate, or uncover, the defect. A Tektronix model 
576 curve tracer cµJd Florod Xenon laser were used in the electrical analysis. 
Figure 7a is a typical 1-V characteristic of an unstressed 1/0 pin, while Figures 7b-d 
are typical 1-V characteristics of stressed I/0 pins. The 1/0 pins in Figures 7b-c- start 
conducting at - 3 volts and - l .~ volts, respectively, which is indicative of a leaky 
junction. These two 1-V characteristics were typical of I/Os having =3250 volt HBM 
ESD withstand -thresholds. The 1/0 pin in Figure 74, showing a linear (7000Q) 1-V 
characteristic, was typical for I/Os having ESD withstand thresholds of.~ 3500 volts. 
The output transistors are 400µm wide and divided up into eight parallel legs, each 
50µm in width~ When the output transistor was damaged, the defect was isolated to a 
particular 50µm transistor drain region by using the curve tracer and laser. Curve tracer 
measurements were made before and after each laser cut, and when the 1-V characteristic 
returned to nonnal, no additional cuts were made. Figure 8 is an optical 
photomicrograph showing two 1/0 pads and the laser isolation marks. The laser cuts 
were made in the polysilicon resistors which isolate the drain from the 1/0 pad. The 1/0 
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on the left side o·f the photomicrograph had a de-feet in the second drain from the right 
and the I/0 on the right -side of the photomicrograph had a defect in the fourth drain from 
the right. This randomness in drain failures wa~ typical for the stressed devices .. 
The ICs were removed from the cerarruc package after all of the· electrical 
measurements were made. ·Devices were stripped back to the bare silicon and Scanning 
Electron Microscope (SEM) photomicrographs were taken. SEM microscopy uncovered 
- 0.1 µm voids in the silicon in the LOO (N-) region of the output transistor drain on 1/0 
pins which had the leaky junction 1-V charaGteristics. 1/0 pins with the linear 1-V 
characteristics had silicon subsurface filaments[9l extending from the· collector, through 
the base, to the emitter in the main protection circuit NPN structure. Both types of 
defects are shown in the SEM photomicrographs of Figure 9. 
8. DISCUSSION 
Applying a positive HBM ESD current pulse to the 1/0 pin with VSS grounded 
delivers a high current pulse through the reverse biased output transistor drain and 
protection circuit collector. Smith et. al. 02-J discussed high current pulses and the damage 
induced in junctions. The following discussion relates the defects found in this 
experiment to the papers by Ochoa Jr. et. al., (51 Smith et. al.,r 12J and DeChiaro et. al. [91 
When either of the NPN structures goes into the bipolar snapback mode, (51 the power 
dissipated in the reverse biased region causes the junction temperature to rise. 
Conduction is uniform along the collector-base jun~tion that fa·ces the emitter-base 
junction. Imperfections in the silicon, which do not affect normal IC operation, are 
relatively important during this event. The temperature in these regions, or localized 
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sites, l 121 rises faster than in the surrounding regions; 
The resistance in the- localized site increases w.ith temperature. Wunsch[t 3J showed 
that the resistivity of doped silicon increases with temperature until the temperature 
reaches a turnover point at which the resistivity decreases (see Figure 10). After the 
te1nperature of the localized site reaches the turnover temperature the resistance drop 
causes the current to funnel into this site. The current funneling causes a further increase 
in ·temperature which continues until the ESD current is discharged. 
Submicron voids in the silicon were found in the LDD region of the output transistor 
drain on I/0 pins with the leaky junction characteristics, The output transistor NPN 
struc;ture entered the bipolar snapback mode r51 and the void was caused by the heating at 
the localized site discussed by Smith et. a1J121 When the drain is swept positive with 
respect to VSS (i.e. reverse biased), the depletion region increases in width until it comes 
in contact with the defect (see Figure 11} The voltage at which this occurs is the voltage 
on the I-V curve. where the junction starts to conduct, thus giving a leaky junchon 
characteristic. Therefore, the defect which caused the leakage seen in Figure 7b must be 
smaller than the one which caused the leakage seen in Figure 7c. 
Filaments below the silicon surf ace, shorting the collector to emitter, w.ere found on 
the 1/0 pins which had the linear 1-V characteristics. Here, the main protection circuit 
NPN structure entered the bipolar snapback mode and discharged most of the ESD 
current. These filaments are similar to the Al-Si alloy filaments reported by DeChiaro et. 
aL l9)1n this case, the alloy is most likely a Ti-Si alloy, since the source/drain regions are 
TiSi2, and because there was no noticeable voiding of al.uminum at the contact windows. 
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The two failure modes, either in the output transistor or main protection circuit NPN 
structures, account for the. bimodal distribution in :ESD withstand thresholds. The 
minimum ESD withstand threshold of the output transistor is 1250 volts with a tight 
distributiof} between "1250 volts and 1750 volts. Here, the output transistor NPN 
structure turns on and the main protection circuit NPN structure- discharges little ESD 
current. On the other hand, when the main protection circuit NPN structure turns on first, 
the output transistor NPN structure discharges little current and the ESD withstand 
threshold ranges from 3500 volts to 4750 volts. 
In the transition between the two distributions (i.e. 2000V to 3250 volts), there is 
contention between the output transistor and the protection circuit going into the 
snapback mode. This contention takes some finite ·time to resolv·e and during this t_ime, 
ESD current is discharged by both structures. Since these pins also have leaky junction 
characteristics, the output transistor must 'win' in the end and dischar·ge most of the ESD 
current. 
9. SUMMARY 
It is widely known [l] that the HBM ESD wit~stand threshold of O and 1/0 pins has 
been reduced since the introduction of the LDD and TiSi2 clad source/drain processes. 
These levels, in many cases, fall short of IC customer expectations. While working 
within processing and design constraints, protection circuit designers us·e 
experimentation to obtain an increase in the~e thresholds. 
This experiment showed that one technique to use to increase the ESD withstand 
thresholds from ~ 1750 volts to ~ 3500 volts is to .design the N-channel output transistors· 
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with channel lengths which are longer than the base width of the protection circuit NPN 
structure. It was shown, through FMA, that the higher thresholds are due to the main 
protection circuit NPN structure discharging most o_f the ESD current, while lower 
thresholds are due to ESD· current discharge in the N-channel output transistor NPN 
structure. 
In order for··this technique to work in increasing ESD withstand thresholds, the output 
transistor channel length should be coded -50o/o greater than the base width in the 
protection circuit NPN structure. The minimu~ allowable field-oxide width (or active 
area to active area space) in most technologies is -2X the minimum allowable coded 
transistor g·ate length. Since most designs presently use minimum, or· near minimum, 
channel lengths in the output transistors, their lengths will have to- be increased by -JX. 
Transistor gain (~) is a function of the transistor width to· channel length ratio (W/L). 
Therefore, increasing· the channel length decreases .the gain of the devic~. In order to 
offset the decrease in transistor gain (~ ), the output transistor width must also b~ 
increased by the -3 X factor. 
Two concerns that the IC designer ·should be aware of with this technique are 1) an 
increase in O and 1/0 pin capacitance and 2) an increase in the area requirement of the 
output transistors and the circuitry driving these transistors. This technique is likely 
more useful in the Application Specific IC (ASIC) design area rather than in the ·Memory 
design area because the output transistor widths of the latter are usually longer than those 
of the former. Tight I/0 capacitance specifications may inhibit Memory IC designers 
from using the increased transistor length_ and width called for in this technique. 
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